SystemVerilog Design: User Experience Defines Multi-Tool, Multi-Vendor Language Working Set

Ways Design Engineers Can Benefit from the Use of SystemVerilog Assertions

Stuart Sutherland, Sutherland HDL, Inc.



SYSTEMS INITIATIVE



The primary goal of this presentation is to encourage RTL design engineers to take advantage the many ways in which SystemVerilog Assertions can help them!

- Why SystemVerilog Assertions are important to me
- From my perspective as a SystemVerilog trainer
- From my perspective as a design and verification consultant
- The main topics we will be discussing are:
- Part 1: A short tutorial on SystemVerilog Assertions
- Part 2: Assertions that Design Engineers should write
- Part 3: SystemVerilog constructs with built-in assertion-like checks
- Part 4: Simulation and Synthesis support for SVA



# Part One

### A Short Tutorial On SystemVerilog Assertions





### What Is An Assertion?

• An assertion is a statement that a certain property must be true



**Design Specification:** After the request signal is asserted, the acknowledge signal must arrive 1 to 3 clocks later

- Assertions are used to:
  - Document design intent (e.g.: every request has an acknowledge)
  - Verify design meets the specification over simulation time
  - Verify design assumptions (e.g.: state value is one-hot)
  - Localize where failures occur in the design instead of at the output
  - Provide semantics for formal verification
  - Describe functional coverage points
  - And... requires clarifying ambiguities in spec

Which one of these is the most important to you in your projects?

# Embedded Verification Checking and Synthesis

 Without assertions, embedded checks must be hidden from Synthesis using conditional compilation or pragmas

- Embedded checking can make RTL code look ugly!



SystemVerilog Assertions are easier, and synthesis ignores SVA



### SystemVerilog Has Two Types of Assertions

- Immediate assertions test for a condition at the current time
- Similar to an **if**...**else** statement, but with assertion controls



 Concurrent assertions test for a sequence of events spread over multiple clock cycles
 0 1 2 3 4 5

# Execute as a background process in parallel with the RTL code





from one posedge of data\_clk to the next positive edge



### Concurrent Assertions Can Span Multiple Clock Cycles

##n specifies a fixed number of clock cycles

request ##3 grant;

After evaluating request, skip 2 clocks and then evaluate grant on the 3rd clock

##[min\_count:max\_count] specifies a range of clock cycles

min\_count and max\_count must be non-negative constants

request ##[1:3] grant;

After evaluating request, grant must be true between 1 and 3 clocks later

The dollar sign (\$) is used to specify an infinite number of cycles

Referred to as an "eventuality assertion"

**Design Spec:** request must true at the current cycle; grant must become true sometime between 1 cycle after request and the end of time

request ##[1:\$] grant;



## **Concurrent Assertions Run in the Background Throughout Simulation**

#### Concurrent assertions start a new check every clock cycle



- Antecedent the expression before the implication operator
  - The evaluation only continues if the antecedent is true
- Consequent the expression after the implication operator
- Vacuous success when the antecedent is false, the check is not of interest, so evaluation is aborted without considering it a failure

accel

SYSTEMS INITIATIVE

### **Concurrent Assertions Only Sample Values on Clock Edges**

#### Concurrent assertions can sample logic levels on each clock cycle



- Concurrent assertions can look for a change between the last sampled value and the current sampled value
  - **\$rose** returns true if there was a rising change in the current cycle
  - **\$fell** returns true if there was a falling change in the current cycle
  - \$changed returns true if there any change in the current cycle
  - \$stable returns true if there no change in the current cycle



# SVA Property Blocks and Sequence Blocks

#### The argument to assert property() is a property specification

- Properties are typically defined in a *property block*
- Contains the definition of a sequence of events



- A complex sequence can be partitioned into named sequence blocks
  - Low level building blocks for sequence expressions

sequence qABC; (a ##3 b ##1 c); endsequence: qABC sequence qDE; (d ##[1:4] e); endsequence: qDE

• A simple sequence can be specified directly in the assert property

```
always @(posedge clock)
if (State == FETCH)
    assert property (request ##3 grant) else $error;
```

The clock cycle is inferred from where the assertion is called

### Immediate and Concurrent Assertion Pros and Cons

Which pros and cons are most important in your project?

### **Immediate Assertions**

Pros:

- Easy to write simple syntax
- Close to code being checked
- Can check asynchronous values between clock cycles
- Self-documenting code

Cons:

- Cannot be bound (next page)
- Difficult to disable during reset or low-power
- Must following good RTL practices to prevent race conditions (just like any programming statement)

### **Concurrent Assertions**

#### Pros:

- Background task define it and it just runs
- Cycle based no glitches between cycles
- Can use binding (next page)
- Works with simulation and formal verification
- Cons:
  - More difficult to define (and debug)
  - Can be far from code being checked
  - Cannot detect glitches



### When To Use Immediate Assertions, When To Use Concurrent Assertions

- There are many reasons signals might change more than once during a single clock cycle (a potential glitch)
  - Combinatorial decoding, clock domain crossing, async reset, ...



# **Assertion Binding**

#### SystemVerilog assertions can be defined in a separate file and:

- Bound to all instances of a design module or interface
- Bound to a specific instance of a design module or interface



- Binding allows verification engineers to add assertions to a design without modifying the design files
- Binding allows updating assertions without affecting RTL code timestamps (which could trigger unnecessary synthesis runs)
- Binding can also be used to bind in coverage and other functionality

NOTE: Only concurrent assertions can be bound into other modules



### Embedded Versus Bound Assertions Pros and Cons

Which of these pros and cons are most important in your project?

### **Assertion Binding**

#### Pros:

- Do not need RTL file access permissions to add assertions
- Adding assertions does not impact RTL file time-stamps

#### Cons:

- Assertions can be far from code being checked
- RTL engineers must edit multiple files to add assertions while the RTL modes is being developed
- Cannot use immediate assertion

### Assertions Embedded in RTL

#### Pros:

- Close to the code being verified
- Can use both concurrent and immediate assertions
- Document designer's assumptions and intentions
- Assertion errors originate from same file as the failure
- Cons:
  - Adding/modifying an assertion could trigger automated regression or synthesis scripts



### When To Embed Assertions, When To Bind-in Assertions

#### Sutherland HDL recommends ...

#### Design engineers should embed assertions into the RTL code

- Validate all assumptions (e.g. control inputs are connected)
- Trap invalid data values where they first show up
- Embedded assertions should be written at the same time the RTL code is being developed!

#### Verification engineers should add bound-in assertions

- Verify the design functionality matches the specification
- Verify that corner cases work as expected (e.g.: FIFO full)
- Verify coverage of critical data points
- By using binding:
  - There is no need to check out and modify the RTL model files
  - Adding assertions not affect RTL file time stamps

There can be exceptions to this guideline – you get paid the big money to man figure out which way of specifying assertions is best for your projects!



# Part Two

#### Assertions That Design Engineers Should Write





### Design Engineers Should Add Assertions to RTL!

#### RTL models assume inputs and other values are valid

- Input ports are connected (no floating input values)
- Control signals are never a logic X
- State machine encoding is a legal value
- Data values are in an expected range
- Parameter redefinitions meet design requirements

#### These assumptions can be should be verified using assertions

- Most of these can be done with simple 1-line assertions

#### The examples on the next few pages show how to:

- Validate assumptions on reset values
- Validate assumptions regarding value ranges
- Validate assumptions on pulse widths
- Validate parameter values after parameter redefinition
- Eliminate problems with X-pessimism and X-optimism







### Validating Assumptions On Critical Control Signals

An X or Z if...else control signal will take the "else" branch and propagate incorrect logic values that could:

- Not be detected until much later in the design logic
- Not be detected until a much later clock cycle
- Go undetected
- RTL models assume that control signals have known values
  - Reset is either 0 or 1, Enable is either 0 or 1, etc.
- A 1-line immediate assertion or simple concurrent assertion<sup>1</sup> can check this assumption!

- Catch problems when and where they occur



# Validating Assumptions Regarding Value Ranges

#### RTL code often assumes data values are within a valid range

- Out of range values propagate as a functional bug
- Can be difficult to detect
- Might not be detected until downstream in both logic and clock cycles
- A 1-line immediate assertion can check that values are within a required range!

### Validating Assumptions **On Pulse Widths**

- RTL models sometimes assume certain signals remain true for some number of clock cycles
  - So that reset to propagate through multiple stages of logic
  - To allow devices to enter or leave low-power mode
- A simple concurrent assertion can check pulse widths!



### Validating Parameter Values After Parameter Redefinition

- Parameterized models assume exterior code redefines the parameters to viable values
- An elaboration-time assertion can ensure redefined parameters have expected values!



### Eliminating X-Pessimism and X-Optimism Gotchas

#### RTL models are notorious for hiding problems involving X values

- A non-X value is propagated instead of a logic X
  - Verification must determine the non-X value is incorrect functionality
  - Bugs must be traced back through logic and clock cycles to figure out where the problem first occurred

#### A 1-line immediate assertion<sup>1</sup> can trap X values!

- Do not need to detect and debug resulting functional bugs



## **Self-Checking Interfaces**

#### • An RTL interface port can be used to model bus protocols

- Encapsulates the bus-related signals into a single port
- Embedded assertions in an interface can automatically detect protocol errors
  - Protocol violations are detected at the moment they occur



```
interface AMBA_APB;
logic [31:0] addr;
logic [ 7:0] rdata, wdata;
logic selx, enable, write;
property p_sel_enable;
  @(posedge clk)
  $rose(selx) |-> ##1 $rose(enable);
endproperty: p_sel_enable
assert property (p_sel_enable);
... // additional protocol checks
endinterface
```

# Part Three

#### SystemVerilog Constructs With Built-in Assertion-like Checking





### SystemVerilog Adds Better RTL Constructs to Verilog

#### Traditional Verilog will allow writing code with functional errors

- Allows engineers to model faulty behavior in order to prove a design will not work correctly
- Puts a burden on Design Engineers to avoid dysfunctional code
- Puts a burden on Verification Engineer to find dysfunctional code

#### SystemVerilog adds constructs with built-in error checking!

- Self-checking RTL modeling blocks
- Self-checking decision statements
- Self-checking assignment statements

#### • Using these constructs is like getting free assertions!

- Can detect and prevent many types of functional bugs before synthesis

YSTEMS INITIATIVE

### Self-Checking RTL Modeling Blocks

#### Verilog always procedures model all types of design logic

- Synthesis must "*infer*" (guess) whether an engineer intended to have combinational, latched or sequential functionality
- always @(mode)
  if (!mode)
  o1 = a + b;
  else
  o2 = a b;

Where did all these latches come from?

Free, built-

in code

checking – I

like this!

- SystemVerilog has hardware-specific always procedures: always\_comb, always\_latch, always\_ff
  - Documents designer intent
  - Enforces several synthesis RTL rules
  - Synthesis can check against designer intent







### Self-Checking Decision Statements

- Verilog only defines simulation semantics for decision statements
  - Evaluate sequentially; only the first matching branch is executed
- Specifying synthesis parallel\_case and full\_case pragmas causes gate-level optimizations
  - Evaluate decisions in parallel, do Karnaugh mapping, etc.

**WARNING:** These optimizations are **NOT verified** in simulation!

- SystemVerilog adds unique, unique0 and priority decisions
  - Enable synthesis parallel\_case and/or full\_case pragmas
  - Enable run-time simulation checking for when the decision might not work as expected if synthesized with the pragma



SYSTEMS INITIATIVE

### Self-Checking Assignment Statements



# Part Four

#### Simulation and Synthesis Support for SystemVerilog Assertions





### Simulation and Synthesis Support for Assertions

Simulation should execute assertions; Synthesis should ignore

Assertion Construct	Ven	Vendor A		Vendor B		Vendor C	
	Sim	Synth	Sim	Synth	Sim	Synth	
Embedded Immediate Assertions	✓	✓	✓	✓	✓	~	
Embedded Concurrent Assertions	✓	✓	✓	✓	✓	~	
Property Blocks	✓	✓	✓	✓	✓	~	
Sequence Blocks	✓	✓	✓	✓	✓	~	
Disable Assertion During Reset	✓	✓	✓	✓	✓	~	
Deferred Immediate Assertions	✓	✓		✓	✓	~	
Let Statements	✓		✓		✓	~	
Checker Statement					✓		
Validate Reset Example	✓	✓	✓	✓	✓	✓	
Validate Value Range Example	✓	✓	✓	✓	✓	~	
Validate Pulse Width Example	✓	✓	✓	✓	✓	✓	
Validate Parameters	✓	✓					
always_comb with Latch Logic	✓	✓	✓	✓	✓	~	
Enumerated Types with Faulty Logic	✓	✓	✓	✓	✓	~	



# Summary



- An effective way to verify many aspects of design functionality
- Find errors that functional verification might miss
- RTL Design Engineers should embed assertions that validate assumptions directly into RTL code as the code is being written
  - Embed relatively simple immediate and concurrent assertions
  - Use RTL modeling constructs with built-in assertion-like checking
  - Synthesis compilers properly ignore embedded assertions

#### There are big advantages to RTL designers specifying assertions

- Validate assumptions on which the RTL model depends
- Localizes where functional problem occurred
- Clarify specification ambiguities
- Help to avoid RTL modeling gotchas







SYSTEMS INITIATIVE

SystemVerilog Design: User Experience Defines Multi-Tool, Multi-Vendor Language Working Set

**Experience from Four Years of SVD Adoption** Junette Tan, PMC



SYSTEMS INITIATIVE

### Agenda

- Motivating Factors for SV Adoption
- Migration Challenges
- Benefits Gained



# **Motivating Factors for SV Adoption**

#### Align with industry momentum on Verilog

- New technologies being introduced and tested in Verilog
- No use wasting resources trying to push developments in VHDL

#### Target one HDL/HVL language for the company

- Mixed language usage increases complexity

#### Powerful new constructs in SystemVerilog

- User-defined enumerations, packed structs, interfaces increase code readability
- always\_comb and always\_ff procedural blocks decrease coding errors
- Code compactness, design reuse, scalability = 10-20% increase in productivity



## **Timeline of Adoption**



IEEE 1800-2005 released

2010

SV training and coding guidelines created

2011 S

First project developed in SV and company-wide deployment






#### Resistance to change

- Promoted migration through company-wide presentation
- Organized multiple instructor-led training sessions
- Created self-paced online training modules
- Migrated re-use components to SystemVerilog





#### Lots of VHDL knowledge, sparse Verilog knowledge

- Coordinated effort with training vendor to create coding guidelines and custom training, took conservative approach knowing tool limitations (e.g., no interfaces)
- Provided VHDL to SystemVerilog examples
- Created library of SystemVerilog code for design community

```
module shift_register #(
    parameter NUM_ELEMENTS = 8,
    parameter NUM_BITS = 4
    )(
        output logic [NUM_ELEMENTS-1:0][NUM_BITS-1:0] data_out,
        ...
        use always_ff for sequential logic
    always_ff @(posedge clk or negedge rstb)
    begin : sr_logic
    if ( rstb != 1'b1 ) begin
        data_out <= '{default:0};
    end
        ...
end : sr_logic</pre>
```



#### Troublesome tools

- Early adoption meant working closely with EDA vendor to flush out all bugs:
  - Packages
  - Size casting with parameters
  - Assignment patterns
  - Enumerated types
  - Packed structs and unions
  - Multi-dimensional arrays
  - Mixed language usage
- Weekly calls to drive all issues to closure before they could become gates in the project schedule



- Unexpected number of issues faced with all tools in the design flow (e.g., simulator, emulation tool, FPGA tool, synthesis tool, equivalence checker)



#### SystemVerilog Gotchas

- Compiler directive `default\_nettype was not interpreted consistently across tools



#### Why bother with `default\_nettype?





#### SystemVerilog Gotchas

 int as reserved word caused grief when connecting to VHDL ports named "int"





### **Metrics**

Projects using SVD to date (gate count including reuse IP)	7 projects (1043.8M gates)
Number of SV files in 1 <sup>st</sup> Project	2788
Number of SV issues reported	120
Number of engineers trained in SV	150



### **Current Challenges**

#### Interfaces

- Still have yet to take advantage of connectivity gains that interfaces can provide

```
interface apb_intf;
                             module top level (...);
  apb addr t paddr;
  logic pwrite;
                              apb intf intf inst();
  apb_data_t pwdata;
  apb_data_t prdata;
                              apb_master master_inst (
                                .intf(intf inst),
endinterface
                              );
module apb_master (
  apb intf intf,
                              apb_slave slave_inst (
                                .intf(intf inst),
);
                              );
                                                  Interfaces must be
module apb_slave (
  apb intf intf,
                              endmodule
                                                  instantiated
                   Interface connections
);
                   are bi-directional
```

### **Current Challenges**

#### Interfaces

- Currently use structs as a workaround

```
package apb_pkq;
  typedef struct packed {
    apb_addr_t paddr;
    logic pwrite;
                              );
    apb_data_t pwdata;
  } apb ctrl;
  typedef struct packed {
    logic pready;
                              );
    apb_data_t prdata;
  apb resp;
                    Signals grouped
endpackage
                    by direction
```

```
module apb master (
  input wire apb_pkg::apb_resp resp,
  output apb pkg::apb ctrl ctrl,
module apb slave (
  input wire apb_pkg::apb_ctrl ctrl,
  output apb_pkg::apb_resp resp
                   Must specify
                   correct direction!
```



### **Current Challenges**

#### Low Power

- Simulation tool doesn't support adding isolation when the DUT port is connected to logic or unpacked array port in the testbench
  - "bit, byte, shortint, int, longint, user-defined types, enumerated data types, structures, unions, [and so on,] and constructs, such as clocking blocks, program blocks, classes, packages, and so on, are not supported and cannot be part of a power-down domain" – EDA vendor
  - Logic datatypes had to be converted to wire or reg
  - Unpacked arrays had to be split up



### **Benefits Gained**

#### Aligned with industry momentum

- Many vendor issues, but no project delays due to conservative migration

#### One HDL to rule them all

- All reuse IP successfully migrated to SV, no need to support multiple languages
- All new IP designed in SV

#### Productivity gains

- Code compaction achieved with always\_comb (no more sensitivity lists) and .name shorthand notation



- Abstraction achieved with new logic datatype (no more wire or reg)
- No more configuration files!
- Simulation performance increased







SYSTEMS INITIATIVE

SystemVerilog Design: User Experience Defines Multi-Tool, Multi-Vendor Language Working Set

No Excuses for Not Using SystemVerilog in Your Next Design

Mike Schaffstein, Qualcomm



SYSTEMS INITIATIVE

### Who is Mike Schaffstein?

- 20+ years of design, architecture and methodology experience
- Introduced limited SV coding to design at previous company in 2010
  - Chip in production
- Last 18 months with Qualcomm® Adreno<sup>™</sup> graphics team
  - Created initiative to use SV coding in design
  - Used a larger portion of the language than at previous company
  - Code exposed to the full tool flow



### Remember 2005?



versus
Bar Phone

newly ratified... SystemVerilog IEEE 1800-2005!



(still using Verilog-20018)



# You should emerge from this tutorial with...

- No excuse not to use SystemVerilog in your next design
- A clear idea of what to expect from the process through tapeout
- A template for how to proceed

Phase 1: APPROVAL Phase 2: PLANNING Phase 3: DESIGN

Phase 4: TOOLS



### **APPROVAL:** Justification

#### Communicate your intent

- A stealth effort will likely backfire

#### Prepare a rock-solid argument for why this is good for your product

- Higher productivity
- Time to market
- Fewer bugs
- Flexible, future proof coding

#### Build consensus

- Find progressive, like-minded people to back you
- Use strength in numbers to sway others







I want to use SystemVerilog in our next project.

Of course not, the spec has been around for a decade.

Not exactly.

Will it jeopardize our revenue stream?

So everyone is using it?

We'll need a plan. I'll set up a bunch of meetings.







Is this SystemVerilog like trying to synthesize SystemC?

No, it's the same level of abstraction as Verilog. It's just a more efficient language for coding hardware constructs.

Will our area be impacted?

Will our timing blow up?

Nope.

No again.







There may be some hiccups the first time through.

Maybe we can restrict the language to a simple set of constructs?

Or maybe we can limit SystemVerilog to one block as a pilot program?

But we can't push out the schedule.

Not bad, keep talking.

Good, I like having options.







Do our tools support SystemVerilog?

What if the tools produce bad results and our chip is DOA?

So if functional tool issues aren't a big concern, where are the tools weakest? Well, they all say they do.

The tools have supported similar VHDL constructs for years. This is familiar territory for them.

SystemVerilog language parsing.



### **PLANNING: Educate Your Team**

- IEEE 1800-2012
- Sutherland HDL
- Your synthesis tool's SystemVerilog user's guide
- DV team members
- Web searches and web sites
- Sample code in this presentation



### **Define Your Synthesizable Subset**

- Arguably the most important step!
- Don't bite off more than you can chew
  - Know your design team: coding style, diligence, patience with tools, etc.
  - Keep it simple if need be
- Stick to IEEE 1800-2005 constructs for now
  - 1800-2009, 1800-2012 constructs are too new
- Use your synthesis tool's documentation



### My Synthesizable Subset

- typedef
- logic
- enum
- struct
- package
- interface
- always\_ff/always\_comb
- \$clog2, \$bits, \$size,...

- Operator enhancements
- Packed arrays
- Arrays as ports
- Literal enhancements
- Casting
- Wildcard and .name ports

Sets

Streaming operators

#### **Roll out more in the next generation!**



### **DESIGN: Where and When?**

Code all the new features/blocks with SystemVerilog

- What about all the legacy code?
  - If it isn't broken, don't fix it
  - But where your new SV code interacts with your old code consider updating
  - And anywhere you think SV will make the code easier to maintain long term
- Consider sharing SV package definitions with DV





### **DESIGN: Exploit the language**



Progressive language demands progressive coding

- Use typedef datatypes everywhere you can
- Use **package** to organize shared types
- Put simple naming guidelines in place

Review any code examples you can find...and use the good stuff



### **EXAMPLE: Port Optimizations**



```
import apb_pkg::*;
```

```
apb_if slave[SLAVE_NUM]();
```

apb\_bridge bridge (.master(host), .slave);



reg\_temps temps (.apb(slave[SLAVE\_TEMPS]), .temps(), .\*); reg\_bd\_month bdmonth(.apb(slave[SLAVE\_BD\_MONTH]), .bdMonth(), .\*); reg\_day\_mask daymask(.apb(slave[SLAVE\_DAY\_MASK]), .dayMask(), .\*);

endmodule

## Check out the bonus material for the full code example



### Example: Port Optimizations (continued)



endmodule



import apb\_pkg::\*;

#### apb\_if slave[SLAVE\_NUM]();

apb_bridge reg_temps reg_bd_mor		SLAVE_BD_MONTH SLAVE_DAY_MASK	$= \perp$ ,	Verilog	temps(), bdMonth(),
reg_day_ma	wire [19:2 wire [31:0 wire wire wire wire [31:0	] slave_wdata slave_write slave_enable slave_ready	[ SLAVE [ SLAVE [ SLAVE	_NUM]; _NUM]; _NUM]; _NUM]; _NUM];	dayMask(),



.\*); .\*); .\*);

module apb_top (	<pre>input logic clk, input apb_if.slave host );</pre>	<pre>apb_bridge bridge (     .master_addr(host_addr),     .master_wdata(host_wdata),     .master_write(host_write),     .master_enable(host_enable),     .master_ready(host_ready),     .master_rdata(host_rdata),</pre>	
<pre>import apb_pl apb_if slave</pre>	<g::*; [SLAVE_NUM]();</g::*; 	<pre>.slave0_addr(slave_addr[SLAVE_TEMPS]), .slave0_wdata(slave_wdata[SLAVE_TEMPS]), .slave0_write(slave_write[SLAVE_TEMPS]), .slave0_enable(slave_enable[SLAVE_TEMPS]), .slave0_ready(slave_ready[SLAVE_TEMPS]), .slave0_rdata(slave_rdata[SLAVE_TEMPS]),</pre>	
apb_bridge	<pre>bridge (.master(host),     .slave);</pre>	<pre>.slavel_addr(slave_addr[SLAVE_BD_MONTH]), .slavel_wdata(slave_wdata[SLAVE_BD_MONTH]), .slavel_write(slave_write[SLAVE_BD_MONTH]), .slavel_enable(slave_enable[SLAVE_BD_MONTH]), .slavel_ready(slave_ready[SLAVE_BD_MONTH]), .slavel_rdata(slave_rdata[SLAVE_BD_MONTH]),</pre>	
reg_bd_month	<pre>temps (.apb(slave[SLAV bdmonth(.apb(slave[SLAV daymask(.apb(slave[SLAV</pre>	<pre>.slave2_write(slave_write[SLAVE_DAY_MASK]), .slave2_enable(slave_enable[SLAVE_DAY_MASK]), .slave2_ready(slave_ready[SLAVE_DAY_MASK]),</pre>	* ) * ) * )

endmodule



module apb\_top ( input logic clk, input logic ares,



reg\_bd\_month bdmonth(.apb(slave[SLAVE\_BD\_MONTH]), .bdMonth(), .\*); reg\_day\_mask daymask(.apb(slave[SLAVE\_DAY\_MASK]), .dayMask(), .\*);

endmodule



#### Verilog

input clk, input ares, input [19:2] host\_addr, input [35:2] Host\_addr, input [31:0] host\_wdata, input host\_orable, output host\_ready, output [31:0] host\_rdata

nodule apb\_top

localparam SLAVE\_TEMPS = 0, SLAVE\_BD\_MONTH = 1, SLAVE\_DAY\_MASK = 2, SLAVE\_NUM = 3;

wire [19:2] slave\_addr [SLAVE\_NUM]; wire [31:0] slave\_wdata [SLAVE\_NUM]; wire slave\_write [SLAVE\_NUM]; wire slave\_enable [SLAVE\_NUM]; wire slave\_enadv [SLAVE\_NUM]; wire [31:0] slave\_rdata [SLAVE\_NUM];

apb\_bridge bridge

.master\_addr(host\_addr), .master\_wdata(host\_wdata), .master\_write(host\_write), .master\_enable(host\_enable), .master\_ready(host\_ready), .master\_rdata(host\_rdata),

.slave0\_addr(slave\_addr[SLAVE\_TEMPS]), .slave0\_wdata(slave\_wdata[SLAVE\_TEMPS]), .slawe0\_write(slawe\_write(SLAVE\_TEMP5)), .slawe0\_enable(slawe\_enable(SLAVE\_TEMP5)), .slawe0\_enable(slawe\_enable(SLAVE\_TEMP5)), .slawe0\_ready(slawe\_ready(SLAVE\_TEMP5)),

.slavel\_addr(slave\_addr[SLAVE\_BD\_MONTH]) .slavel\_udmt(slave\_udmt(slAve\_ED\_NNTH), .slavel\_udmt(slave\_udmt(slAve\_ED\_NNTH)), .slavel\_write(slave\_write(SLAVE\_ED\_NNTH)), .slavel\_enable(slave\_enable(SLAVE\_ED\_NNTH)), .slavel\_ready(slave\_ready(SLAVE\_ED\_NNTH)), .slavel\_ready(slave\_ready(SLAVE\_ED\_NNTH)), .slavel\_rdata(slave\_rdata[SLAVE\_BD\_MONTH]),

.slave2\_addr(slave\_addr[SLAVE\_DAY\_MASK]) .slave2\_wdata(slave\_wdata[SLAVE\_DAY\_MASK]), .slave2\_write(slave\_write[SLAVE\_DAY\_MASK]), .slave2\_enable(slave\_enable[SLAVE\_DAY\_MASK]), .slave2\_ready(slave\_ready[SLAVE\_DAY\_MASK]), .slave2\_rdata(slave\_rdata[SLAVE\_DAY\_MASK])

reg\_temps temps

.clk(clk), .ares(ares), .arus(arus), Lempa(), .apb\_addr(alave\_addr[SLAVE\_TEMPS]), .apb\_addr(alave\_addra[SLAVE\_TEMPS]), .apb\_arutie(alave\_andta[SLAVE\_TEMPS]), .apb\_arutie(alave\_andta[SLAVE\_TEMPS]), .apb\_arutie(alave\_andta[SLAVE\_TEMPS]), .apb\_arutie(alave\_andta[SLAVE\_TEMPS]), .apb\_rdata(slave\_rdata[SLAVE\_TEMPS])

reg\_bd\_month bdmonth

( .clk(clk), .ares(ares), .bdMonth(), .apb\_addr(slave\_addr[SLAVE\_BD\_MONTH]), .abb\_addr(slave\_addr[SLAVE\_BD\_MONTH]), .apD\_mdata(slave\_mdata(SLAVE\_BD\_MONTH)), .apD\_wdata(slave\_mdata(SLAVE\_BD\_MONTH)), .apD\_write(slave\_mdata(SLAVE\_BD\_MONTH)), .apD\_readb(slave\_mable(SLAVE\_BD\_MONTH)), .apD\_ready(slave\_ready(SLAVE\_BD\_MONTH))

reg\_day\_mask daymask

( .clk(clk), .ares(ares), .dayMask(), .apb\_addr(slave\_addr[SLAVE\_DAY\_MASK]), .apb\_wdata(slave\_wdata[SLAVE\_DAY\_MASK]), .apb\_write(slave\_write[SLAVE\_DAY\_MASK]), .apb\_enable(slave\_enable[SLAVE\_DAY\_MASK]), .apb\_ready(slave\_ready[SLAVE\_DAY\_MASK]), .apb\_rdata(slave\_rdata[SLAVE\_DAY\_MASK])

endmodule

#### **SystemVerilog**

import apb\_pkg::\*; apb\_if slave[SLAVE\_NUM](); apb\_bridge bridge (.master(host), .slave);

reg\_temps temps (.apb(slave[SLAVE\_TEMPS]), .temps(), .\*); reg\_bd\_month bdmonth(.apb(slave[SLAVE\_BD\_MONTH]), .bdMonth(), .\*); reg\_day\_mask daymask(.apb(slave[SLAVE\_DAY\_MASK]), .dayMask(), .\*);



### **EXAMPLE: Falling Short of Greatness**





### EXAMPLE: Falling Short ... (continued)





### **EXAMPLE: State Machine enum**

```
enum logic [23:0] {
    RED = 24'hff0000,
    GREEN = 24'h00ff00,
    BLUE = 24'h0000ff
} color, next_color;
```

localparam [23:0]	Verilog
RED = 24'hff0000,	
GREEN = 24'h00ff00,	
BLUE = 24'h0000ff;	
reg [23:0] color, next_c	color;

always\_comb next\_color = color.next;

always @*			Verilog
case ( color	)		J
RED:	next_color	=	GREEN;
GREEN:	next_color	=	BLUE;
default:	next_color	=	RED;
endcase			



### EXAMPLE: State Machine enum (continued)

### **Waveform viewers understand enumerations**




## TOOLS

#### Know your tool flow

- Understand which tools digest RTL directly
- How good is your tool vendor support?
- Let your tool vendors' support people know about this undertaking

#### Build flow and setup files may need adjustments

- SV switches
- package / interface compile order dependencies
- Use the latest versions if possible



## **TOOLS: Dealing with SV Issues**

#### Is it a tool bug, a documented tool limitation or bad syntax?

#### There is [almost] always a workaround

- The trick is finding a syntax that all the tools digest

#### Log tool issues

- Use **ifdef** in the code to show workaround code next to broken code
- Keep a database with code snippet, tool version, error #, error message

#### Run as many tools as possible at the block level

- Finds issues earlier

#### Work with vendors to resolve issues

- But don't expect timely bug fixes during the project cycles



### **TOOLS: Hot Spots for SV Issues**

- Module parameter port lists and optional parameter keyword
- Use of an enum where a localparam int would normally be
- Tools get iffy when lots of SV nested together



See the workaround examples in the conference handouts



### **SV** Parsing Issues by Tool Category





### **Current SV Parsing Issue Landscape**



[10 tools]



### **Need one more reason?**

It's good for you too!

SystemVerilog competency is a VALUABLE INDUSTRY SKILL

Stay COMPETITIVE, stay RELEVANT – don't be a designasaur

Be the INNOVATOR at your company

Check out the bonus material with code examples and tool workarounds







SYSTEMS INITIATIVE

SystemVerilog Design: User Experience Defines Multi-Tool, Multi-Vendor Language Working Set

**APB Example Code** 



SYSTEMS INITIATIVE

Tool vendors and designers: Use this code to screen your tools **APB EXAMPLE CODE** 



## **APB Example**





## apb\_pkg.sv

Package definition.

#### package apb\_pkg; // AMBA 3 APB Protocol Specification v1.0 // Addr width unspecified by APB // so make a type for flexibility. typedef logic [19:2] apb\_addr\_t; typedef enum apb\_addr\_t { REG\_BD\_MONTH\_MOM = 'h40, REG\_BD\_MONTH\_DAD = 'h41, // APB requesting logic l

REG BD MONTH DAUGHTER = 'h42, REG BD MONTH SON = 'h43, REG DAY\_MASK = 'h50,REG\_TEMP\_JAN = 'h61. = 'h62,REG\_TEMP\_FEB = 'h63, REG TEMP MAR REG TEMP APR = 'h64, REG TEMP MAY = 'h65, REG\_TEMP\_JUN = 'h66, REG\_TEMP\_JUL = 'h67,REG TEMP AUG = 'h68, REG TEMP SEP = 'h69,REG TEMP OCT = 'h6a, = 'h6b, REG\_TEMP\_NOV = 'h6c REG\_TEMP\_DEC apb addr e; **Explicit value** 

assignments.

User defined type.



// Data width unspecified by APB
// so make a type for flexibility.
typedef logic [31:0] apb\_data\_t;

// APB request typedef struct apb_addr_e	packed { addr;	slave).
logic logic	enable; <b>\</b> write;	Packed struct.
apb_data_t		
} apb_req_s;		
// APB response	e (slave to	master).

typedef struct packed { ready; logic apb\_data\_t rdata; } apb\_resp\_s; Int as enum type base. typedef enum int { SLAVE\_TEMPS, SLAVE\_BD\_MONTH, SLAVE DAY MASK, SLAVE NUM } SLAVE e; Implicit value assignments. endpackage



## other\_pkg.sv

```
package other_pkg;
```

```
typedef logic [3:0] MONTH_t;
typedef enum MONTH_t {
    JAN, FEB, MAR, APR, MAY, JUN,
    JUL, AUG, SEP, OCT, NOV, DEC
} MONTH_e;
```

```
typedef enum int { LO, HI } RANGE_e;
```

```
typedef enum int {
    MOM, DAD, DAUGHTER, SON,
    FAMILY_SIZE
} FAMILY e;
```

```
typedef logic [7:0] temp_t;
```

endpackage



# apb\_if.sv





## reg\_day\_mask.sv



# reg\_bd\_month.sv

import other\_pkg::\*;

end



Package import outside of a module because definitions are

needed in the port list.



### reg\_bd\_month.sv (continued)



endmodule



## reg\_temps.sv

```
import other_pkg::*;
module reg temps ( input logic clk, input logic ares,
                     apb if.slave apb,
                     output temp_t [DEC:JAN][HI:LO] temps );
    import apb pkq::*;
                                            Multidimensional packed
                                            array as a port.
    apb_resp_s resp;
    const apb addr e start req = REG TEMP JAN;
    const int shift = 16;
                                           foreach loop with
    always comb begin
                                           multiple dimensions.
        resp = '{ default: 0 };
        foreach ( temps[month,range] ) begin : rd_loop
             apb_data_t rdata;
             rdata = apb_data_t'(temps[month][range]);
             if ( apb.ReadReg( start reg.next(month) ) ) begin
                 resp.ready = 1;
                 resp.rdata = resp.rdata | ( rdata << (range*shift) );</pre>
             end
        end
                                       10
    end
```

SYSTEMS INITIATIVI

### reg\_temps.sv (continued)

endmodule

```
always_ff @( posedge clk or posedge ares ) begin
    if ( ares ) begin
                                           Packed array assigned
         temps <= 0;
                                           directly to zero.
         apb.resp <= '{ default: 0 };</pre>
    end
    else begin
        foreach ( temps[month,range] ) begin : wr loop
             localparam int width = $bits(temp t);
             apb_data_t wdata;
             wdata = apb.req.wdata[shift+:width];
             if ( apb.WriteReg( start_reg.next(month) ) )
                  temps[month][range] <= wdata;</pre>
         end
         apb.resp <= resp;</pre>
    end
end
```



## apb\_bridge.sv



end



## apb\_bridge.sv (continued)





## apb\_top.sv

Direct package scope resolution. module apb\_top ( input logic clk, input logic ares, apb\_if.slave host ); import apb pkq::SLAVE TEMPS; import apb\_pkg::SLAVE\_BD\_MONTH; import apb pkg::SLAVE DAY MASK; Array of interfaces declaration. apb\_if slave[apb\_pkg::SLAVE NUM](); Implicit (.name) port assignment with an array of interfaces. apb bridge bridge (.master(host), .slave); req temps temps (.apb(slave[SLAVE TEMPS]), .temps(), .\*); req bd month bdmonth(.apb(slave[SLAVE BD MONTH]), .bdMonth(), .\*); req day mask daymask(.apb(slave[SLAVE DAY MASK]), .dayMask(), .\*); endmodule Wildcard port assignments.



Each slide represents an actual tool issue overcome during project development

## **TOOL WORKAROUNDS**



## Enums as index

#### Original code:

typedef enum int { BUS\_A, BUS\_B, BUS\_C } bus\_targets\_e; logic [BUS\_C:BUS\_A] all\_valid; logic valid; assign valid = |all\_valid; block\_a u\_block\_a ( all\_valid[BUS\_A] ); block\_b u\_block\_b ( all\_valid[BUS\_B] ); block\_c u\_block\_c ( all\_valid[BUS\_C] );

#### • Unsuccessful workaround attempt:

```
always_comb begin
    valid = 0;
    for ( int i = BUS_A; i <= BUS_C; i++ )
        valid = valid | all_valid[i];
end
```

#### Workaround code:

assign valid = all\_valid[BUS\_A] | all\_valid[BUS\_B] | all\_valid[BUS\_C];

- Tool complains that bits of all\_valid are not driven
- Explicitly OR the bits together
- May also work with localparam instead of enum



## Use of enum in an interface select

#### Original code:

```
interface readback_if;
    logic [31:0] data;
    logic valid;
endinterface
typedef enum int { UART, SPI } target_e;
readback_if rdata[SPI:UART]( );
logic valid;
logic [31:0] data;
always_comb begin
    valid = rdata[UART].valid | rdata[SPI].valid;
    data = rdata[UART].data | rdata[SPI].data;
end
```

#### Workaround code:

```
valid = rdata[int'(UART)].valid | rdata[int'(SPI)].valid;
data = rdata[int'(UART)].data | rdata[int'(SPI)].data;
```

#### Conclusion:

- Cast interface select enums to an int



# Broadside struct default assignments

#### Original code:

```
typedef struct packed {
   logic [4:0] hour;
   logic [5:0] minute, second;
} time_s;
time_s noon;
always_comb begin
   noon = '0; // Should assign all fields to zero
   noon.hour = 12;
```

```
end
```

#### Workaround code:



- Tool complains that noon.second and noon.minute are unassigned
- Explicitly assign each field of the struct



# Parameter keyword in parameter port lists

IEEE Std 1800-2005 → 6.3.4

#### Original code:

package test\_case\_pkg; typedef enum logic [2:0] { SUN, MON, TUE, WED, THU, FRI, SAT } days\_e; endpackage

```
import test_case_pkg::*;
module test_case_module #( days_e THIS_DAY = days_e'( 0 ), int WIDTH = 1 )
    // Code here...
endmodule
```

#### Workaround code:

```
import test_case_pkg::*;
module test_case_module #( parameter days_e THIS_DAY = days_e'( 0 ), parameter int WIDTH = 1 )
// Code here...
endmodule
```

#### Conclusion:

- Add parameter keyword even though LRM says it isn't needed



# Loss of type in parameter port lists after an enum

#### Original code:

```
package test_case_pkg;
    typedef enum logic [2:0] { SUN, MON, TUE, WED, THU, FRI, SAT } days_e;
endpackage
```

```
import test_case_pkg::*;
module test_case_module #( days_e THIS_DAY = days_e'( 0 ), int WIDTH = 1 )
    // Code here...
endmodule
```

#### Workaround code:

```
import test_case_pkg::*;
module test_case_module #( days_e THIS_DAY = days_e'( 0 ), int WIDTH = int'( 1 ) )
    // Code here...
endmodule
```

#### Conclusion:

- Add parameter keyword even though LRM says it isn't needed



# Macro with open parenthesis on different line

#### Original code:

#### Workaround code:

- Open parenthesis must be on the same line as the macro
- Just plain Verilog



## Use of enum with a genvar for loop

#### Original code:

```
typedef enum int { HEADS, TAILS } coin_e;
logic [1:0] coin_side;
for ( genvar i = HEADS; i <= TAILS; i++ ) begin : gen_coin
        assign coin_side[i] = i;
end
```

#### Workaround code:

#### Conclusion:

- Recast enum to int



# Casting using \$bits as the vector size

#### Original code:

typedef enum logic [2:0] { SUN, MON, TUE, WED, THU, FRI, SAT } days\_e;

days\_e day\_as\_enum; logic [7:0] day\_as\_byte;

assign day\_as\_enum = THU; assign day\_as\_byte = \$bits(day\_as\_byte)'( day\_as\_enum );

#### Code to fix one tool's order of operation issue:

```
assign day_as_byte = ($bits(day_as_byte))'( day_as_enum );
```

#### Workaround code:

typedef enum logic [2:0] { SUN, MON, TUE, WED, THU, FRI, SAT } days\_e; typedef logic [7:0] byte\_t; days\_e day\_as\_enum; byte\_t day\_as\_byte; assign day\_as\_enum = THU; assign day\_as\_byte = byte\_t'( day\_as\_enum );

#### Alternate code (do not use):

assign day\_as\_byte = type(day\_as\_byte) ( day\_as\_enum );

- Different issues in multiple tools
- Recommend casting with typedef types or constants



# Packed array of a type defined logic vector

#### Original code:

typedef logic [7:0] byte\_t; byte\_t [3:0] dword;

#### Workaround code:

logic [3:0][7:0] dword; // Or... typedef logic [3:0][7:0] dword\_t; dword\_t dword;

#### Conclusion:

- Combine into a single declaration or typedef



## Package import is forgotten

#### Original code:

package test\_case\_pkg; typedef enum logic [2:0] { SUN, MON, TUE, WED, THU, FRI, SAT } days\_e; endpackage

import test\_case\_pkg::\*;
module test\_case\_module;
 days\_e day;
 assign day = WED;
endmodule

#### Workaround code:

```
import test_case_pkg::*;
module test_case_module;
    days_e test_case_pkg::day;
    assign day = test_case_pkg::WED;
endmodule
```

- Rare occurrence no pattern to when or where
- In such cases explicitly specify the source package



## Enumerated module parameters loose their type when assigned to a struct or interface member

#### Original code:

```
package test_case_pkg;
    typedef enum logic [2:0] { SUN, MON, TUE, WED, THU, FRI, SAT } days_e;
    typedef struct packed {
        days_e day;
        logic [4:0] hour;
    } time_s;
endpackage
```

```
import test_case_pkg::*;
module test_case_module #( parameter days_e THIS_DAY = SUN )
        ( input logic [4:0] hour; output time_s present );
```

assign present.hour = hour; assign present.day = THIS\_DAY;

endmodule

#### Workaround code:

```
assign present.day = days_e'( THIS_DAY );
```

#### Conclusion:

- Re-cast to remind the tool of the member's type



# Enumerated methods (i.e. .first, .next)

IEEE Std 1800-2005 → 23.2

#### Original code:

```
always_ff @( posedge clk or posedge ares )
    if ( ares )
        qTraffic_light <= qTraffic_light.first;
    else if ( timer_expired )
        qTraffic_light <= qTraffic_light.next;</pre>
```

#### Workaround code:

```
always_ff @( posedge clk or posedge ares )
    if ( ares )
        qTraffic_light <= RED;
    else if ( timer_expired )
        case ( qTraffic_light )
        RED: qTraffic_light <= GREEN;
        GREEN: qTraffic_light <= YELLOW;
        default: qTraffic_light <= RED;
    endcase</pre>
```

- Tool's documents explicitly state that enumerated methods aren't supported
- No choice but to be explicit which decreases coding efficiency



# Use .num method in constant expression

#### Original code:

typedef enum logic [2:0] { SUN, MON, TUE, WED, THU, FRI, SAT } days\_e; days\_e day; localparam int days\_per\_week = day.num; // produces a value of 7 logic [days\_per\_week-1:0] busy\_that\_day;

#### Workaround code:

localparam int days\_per\_week = 2\*\*\$bits( days\_e ); // produces a value of 8

- Brute force the vector creation by any number of methods
- Method chosen is flexible and responds to changes in enumeration
  - But likely results in superfluous bits



# Modport in instantiation port connectivity

#### Original code:

```
interface payload_if;
    logic payload, rts, rtr;
    modport initiator( output payload, rts, input rtr );
    modport target ( input payload, rts, output rtr );
endinterface
```

payload\_if my\_payload; initiator\_submodule u\_initiator ( .my\_payload( my\_payload.initiator ) ); target\_submodule u\_target ( .my\_payload( my\_payload.target ) );

#### Workaround code:

```
payload_if my_payload;
initiator_submodule u_initiator ( .my_payload ); // Wildcard is now possible
target_submodule u_target ( .my_payload );
```

- Only workaround is to be less specific and eliminate the modport in instance
- The fringe benefit is that this allows the use of instance wildcarding


## Implied flop enable to a flop that is always zero

#### Original code:

#### Workaround code:

```
always_ff @( posedge sclk_g or posedge ares ) begin
    if ( ares )
        irq <= '0;
    else
        irq <= irq | set_irq;
end</pre>
```

- Tool cannot separate an always zero flop from the coding style
- Just plain Verilog



### Enumerated constants as select in array of interfaces

#### Original code:

typedef enum int { CABLE\_BOX, BLURAY, NETWORK } video\_sources\_e; interface stream\_if; logic [31:0] data; logic rts, rtr; endinterface

```
stream_if video_stream[2:0]();
```

assign video\_stream[CABLE\_BOX].rtr = cable\_box\_selected & rtr;

#### Workaround code:

```
localparam int CABLE_BOX=0, BLURAY=1, NETWORK=2;
interface stream_if;
    logic [31:0] data;
    logic rts, rtr;
endinterface
```

```
stream_if video_stream[2:0]();
```

assign video\_stream[CABLE\_BOX].rtr = cable\_box\_selected & rtr;

#### Conclusion:

- Use a localparam in place of enum



### **Unpacked array of interfaces**

#### Original code:

interface stream\_if; logic [31:0] data; logic rts, rtr; endinterface

stream\_if my\_stream[3]();

#### Workaround code:

interface stream\_if; logic [31:0] data; logic rts, rtr; endinterface

```
stream_if my_stream[2:0]();
```

#### Conclusion:

- Packed array format is accepted



## Use of \$clog2 in parameter definition to override a module

#### Original code:

```
module inv_addr #( parameter int WIDTH = 8 )
   ( input [WIDTH-1:0] iAddr, output [WIDTH-1:0] oAddr );
   assign iAddr = ~oAddr;
   $display( "Addr width %d", $bits( iAddr ) ); // Should be 8 but Conformal says 1
endmodule
```

```
localparam int WIDTH = $clog2( 256 );
inv_addr #( WIDTH ) uinv_addr ( .iAddr( addr_in ), .oAddr( addr_out ) );
```

#### Workaround code:

```
localparam int WIDTH = 8;
inv_addr #( WIDTH ) uinv_addr ( .iAddr( addr_in ), .oAddr( addr_out ) );
```

#### Conclusion:

- Remove the \$clog2 from the parameter definition



### **Generate loops for RAM instances**

#### Original code: for (genvar i = 0; i < 4; i++) begin : gen ram cache\_data u\_ram .clk (ifRam.clk), (ifRam.csn), .cs n .addr (addr[i]), .din (wdata[i]), (ifRam.wen), .we n .dout (rdata[i]) );

#### Conclusion:

- Manually unroll the loop (too large to include code here)



### Multi-line loops in macros

IEEE Std 1800-2005 → 23.2

#### Original code:

logic [7:0][2:0] qArray1, qArray2;

#### Workaround code:

```
always_ff @( posedge clk or posedge ares )
if `RESET_MACRO_SYNC(
    for ( int i = 0; i < 8; i++ ) qArray1[i] <= i;
    for ( int i = 0; i < 8; i++ ) qArray2[i] <= 7-i;
    ,software_reset
)</pre>
```

- Keep code on a single line until the semicolon
- No begin/end allowed



## `define using the `` syntax in macro

IEEE Std 1800-2005 → 23.2

#### Original code:

```
`ifdef VENDOR_SPECIFIC_COVERAGE_TOOL_DEFINE
`define COVERAGE(cov) /``/ pragma coverage cov
`else
`define COVERAGE(cov) /``/ coverage comment for other tools
`endif
```

#### Workaround code:

```
`ifdef VENDOR_SPECIFIC_COVERAGE_TOOL_DEFINE
`define COVERAGE(cov) /``/ pragma coverage cov
`else
`define COVERAGE(cov)
`endif
```

#### Conclusion:

- An empty macro seems to work



### Inline comments in nested macros

#### Original code:

#### Workaround code:

```
always_ff @( posedge clk or posedge ares )
    // SVWORKAROUND qTraffic_light.first;
    // SVWORKAROUND qDay.first;
    if `RESET_MACRO(
        qTraffic_light <= `ENUM_FIRST( traffic_light_e );
        qDay <= `ENUM_FIRST( days_e );
    )
</pre>
```

- Move comments out of the outermost macro
- Loss of context for the comment



## Use of default assign to struct with enum field

#### Original code:

```
typedef enum logic [2:0] { SUN, MON, TUE, WED, THU, FRI, SAT } days_e;
typedef struct packed {
    days_e day;
    logic [4:0] hour;
} time_s;
time_s start_time;
assign start_time = '{ default: 0 };
```

#### Workaround code:

```
assign start_time = '{ day: SUN, default: 0 };
```

- Be explicit about enum assignments
- Other tools complain with warnings not errors



### Reuse of genvar for loop variable

#### Original code:

```
typedef enum int { HEADS, TAILS } coin_e;
typedef enum int { ROCK, PAPER, SCISSORS } roshambo_e;
logic [1:0] coin_side;
for ( genvar i = HEADS; i <= TAILS; i++ ) begin : gen_coin
    assign coin_side[i] = i;
end
logic [2:0] roshambo_turn;
for ( genvar i = ROCK; i <= SCISSORS; i++ ) begin : gen_roshambo
    assign roshambo_turn[i] = i;
end
```

#### Workaround code:

```
for ( genvar j = ROCK; j <= SCISSORS; j++ ) begin : gen_roshambo
    assign roshambo_turn[j] = j;
end</pre>
```

- Scoping rules allow reuse
- Change to a different genvar name to make it work



### `begin\_keywords/`end\_keywords

#### Original code:

`begin\_keywords ``1800-2005"
module test\_case;
 // Only 1800-2005 compliant keywords allowed
endmodule
 `end\_keywords

#### Workaround code:

module test\_case;
 // No keyword protection
endmodule

- Only provides keyword checking, not full syntax checking
- With limited value, no harm in eliminating



## Set operator inside used in continuous assignment

#### Original code:

typedef enum logic [2:0] { SUN, MON, TUE, WED, THU, FRI, SAT } days\_e; days\_e day; logic is\_weekend;

assign is\_weekend = day inside { SUN, SAT };

#### Workaround code:

always\_comb is\_weekend = day inside { SUN, SAT };

#### Conclusion:

- Must use procedural assignment



## Packed array of interfaces that doesn't start at zero

#### Original code:

interface month\_if; logic [4:0] day; endinterface

month\_if calendar\_Q4\_months[12:10]();

#### Workaround code:

month\_if calendar\_Q4\_months[2:0]();

- Some tools mistake [12:10] as a bit slice
  - Bit-sliced interface usage is explicitly called out as illegal in the LRM
- Reverting to [n:0] loses its self-documenting appearance



### `define using the `` syntax as nonmacro

#### Original code:

```
`ifdef VENDOR_SPECIFIC_COVERAGE_TOOL_DEFINE
`define COVERAGE_ON /``/ pragma coverage on
`define COVERAGE_OFF /``/ pragma coverage off
`else
`define COVERAGE_ON /``/ coverage comment for other tools
`define COVERAGE_OFF /``/ coverage comment for other tools
`endif
```

#### Workaround code:

```
`ifdef VENDOR_SPECIFIC_COVERAGE_TOOL_DEFINE
`define COVERAGE(cov) /``/ pragma coverage cov
`else
`define COVERAGE(cov) /``/ coverage comment for other tools
`endif
```

#### Conclusion:

- No issue with `` syntax when used in a `define macro



## Non-overridden parameter in an interface

#### Original code:

interface stream\_if; parameter NDATA = 32; logic [NDATA-1:0] data; logic rts, rtr; endinterface

#### Workaround code:

```
interface stream_if;
    logic [31:0] data;
    logic rts, rtr;
endinterface
```

#### Conclusion:

- Parameter will throw an error even if the parameter is not overriden



## Enumerated interface members loose their type

#### Original code:

typedef enum logic [2:0] { SUNNY, OVERCAST, FOG, RAIN, SNOW } weather\_e; interface weather\_report\_if; logic update; weather\_e condition; endinterface

```
weather_report_if weather_report();
weather_e current_weather;
```

```
always_latch begin
```

```
if ( weather_report.update )
    current_weather <= weather_report.condition;</pre>
```

end

#### Workaround code:

```
always_latch begin
    if ( weather_report.update )
        current_weather <= weather_e'( weather_report.condition );
end
```

#### Conclusion:

- Re-cast to remind the tool of the member's type



# Enumerated module parameters assigned to an enumerated constant

#### Original code:

package test\_case\_pkg; typedef enum logic [2:0] { SUN, MON, TUE, WED, THU, FRI, SAT } days\_e; endpackage

```
import test_case_pkg::*;
module test_case_module #( parameter days_e THIS_DAY = SUN )
    // Code here...
endmodule
```

#### Workaround code:

```
import test_case_pkg::*;
module test_case_module #( parameter days_e THIS_DAY = days_e'( 0 ) )
// Code here...
endmodule
```

#### Conclusion:

- Re-cast to remind the tool of the member's type



### Ternary after a for loop

#### Original code:

```
logic [4:0] hour;
logic [1:0] data;
always @( posedge hour_clk or posedge ares )
    if ( ares )
        data <= 1;
        hour <= `0;
else begin
        for ( int i = 0; i < 2; i++ ) data[i] <= ~data[i];
        hour <= ( hour == 23 ) ? 0 : hour + 1; // Tool sees two coverage blocks
end
```

#### Workaround code:

```
else begin
   hour <= ( hour == 23 ) ? 0 : hour + 1; // Tool sees one coverage block
   for ( int i = 0; i < 2; i++ ) data[i] <= ~data[i];
end
```

- Not a parsing issue!
- Probably just a Verilog issue
- Tool creates a superfluous coverage block which is never covered
- Move the for loop after the code







SYSTEMS INITIATIVE